Skip to content
GitLab
Explore
Sign in
xilinx-v2017.2
michal.simek@xilinx.com
5290eb54
·
nand: zynq: Add support for 16-bit buswidth
·
Jun 08, 2017
Unverified
Tagged for xilinx-v2017.2